|
|
Designer![]() |
ARM |
Type: | Cortex-A15 MPcore |
Codename: | Eagle |
Year Released: | 2010 |
Function![]() |
Multi-core Application Processor |
|
|
Width of Machine Word![]() |
32 bit |
Supported Instruction Set(s): | ARMv7-A |
Type of processor core(s)![]() |
4x ARM Cortex-A15 MPcore |
Number of processor core(s): | quad-core |
|
|
Memory Interface(s): | Yes |
Data Bus Width![]() |
128 bit |
Number of data bus channels: | 1 ch |
Non-volatile Memory Interface![]() |
No |
|
|
Recommended Maximum Clock Frequency: | 2500 MHz max. |
|
|
L1 Instruction Cache per Core![]() |
32 Kbyte I-Cache |
L1 Data Cache per Core![]() |
32 Kbyte D-Cache |
|
|
Semiconductor Technology: |
CMOS![]() |
|
|
Embedded GPU![]() |
N/A |
|
|
Supported Cellular Data Links![]() |
No |
|
|
Supported GPS protocol(s): | No |
|
|
Special Features: up to 4x Cortex-A15 Harvard Superscalar processor core, Configurable per processor L1 (up to 32KB+32KB) and common L2 (up to 4MB) cache sizes, VFPv4 FPU, MMU, 128bit AMBA 4 Advanced Coherent Bus, Snopp Control Unit, NEON Media Processing technology, ARM.. ›› |
|
|
|
Data Integrity![]() |
Preliminary |
Added![]() |
2010-09-19 20:15 |
Tweet | |