|
|
Designer |
Texas Instruments |
| Type: | OMAP 3530 |
| Year Released: | 2009 |
| Function |
Application Processor |
|
|
| Width of Machine Word |
32 bit |
| Supported Instruction Set(s): | ARMv7 |
| Pipeline Stages |
13 pipeline stages |
| Type of processor core(s) |
ARM Cortex-A8 |
| Number of processor core(s): | single-core |
|
|
| Memory Interface(s): | DDR SDRAM , LPDDR SDRAM |
| Max. Clock Frequency of Memory IF |
166.67 MHz |
| Data Bus Width |
32 bit |
| Number of data bus channels: | 1 ch |
| Max. Data Rate |
1.33 Gbyte/s |
| Non-volatile Memory Data Bus Width |
16 bit |
| Non-volatile Memory Interface |
NAND Flash Interface
, NOR Flash Interface
, OneNAND |
|
|
| Recommended Maximum Clock Frequency: | 720 MHz max. |
|
|
| L1 Instruction Cache per Core |
16 Kbyte I-Cache |
| L1 Data Cache per Core |
16 Kbyte D-Cache |
| Total L2 Cache |
256 Kbyte L2 |
|
|
| Feature Size |
65 nm |
| Semiconductor Technology: |
CMOS |
| Fab |
Texas Instruments |
| Pins |
515 pins |
|
|
| Embedded GPU |
IMG PowerVR SGX530 GPU |
| Number of GPU cores: | 1-core GPU |
| GPU Clock: | 110 MHz GPU |
|
|
| Supported Cellular Data Links |
No |
|
|
| Supported GPS protocol(s): | No |
|
|
| Special Features: | NEON SIMD Coprocessor, 64-Ch EDMA, 32-Ch sDMA controller,.. ›› |
|
|
| Data Integrity |
Final |
| Added |
2010-07-21 10:09 |
| Tweet | |
All details | 
Add to compare
All details | Add to compareAll details | Add to compareAll details | Add to compareAll details | Add to compareAll details | Add to compareAll details | Add to compareAll details | Add to compare
Device Specs 
Firmware 
Processor Specs 
OS Specs 
Mobile Operators 
Generel Characteristics: 
Expand datasheet
Architecture: 
Buses: 
Clock Frequencies: 
Cache Memories: 
Technology and Packaging: 
Graphical Subsystem: 
Cellular Communication: 
Satellite Navigation: 
Additional Information: 
Datasheet Attributes: