|
|
Designer |
Samsung |
| Type: | S3C2450 |
| Year Released: | 2008 |
| Function |
Application Processor |
|
|
| Width of Machine Word |
32 bit |
| Supported Instruction Set(s): | ARMv4T |
| Type of processor core(s) |
ARM926EJ |
| Number of processor core(s): | single-core |
|
|
| Memory Interface(s): | LPDDR SDRAM |
| Data Bus Width |
32 bit |
| Number of data bus channels: | 1 ch |
| Non-volatile Memory Interface |
moviNAND
, NAND Flash Interface |
|
|
| Recommended Minimum Clock Frequency: | 400 MHz min. |
| Recommended Maximum Clock Frequency: | 533 MHz max. |
|
|
| L1 Instruction Cache per Core |
16 Kbyte I-Cache |
| L1 Data Cache per Core |
16 Kbyte D-Cache |
|
|
| Feature Size |
65 nm |
| Semiconductor Technology: |
CMOS |
| Fab |
Samsung |
| Pins |
400 pins |
|
|
| Embedded GPU |
N/A |
|
|
| Supported Cellular Data Links |
No |
|
|
| Special Features: 64KB internal general purpose SRAM, 32KB internal ROM for moviNAND booting, 2D graphics accelerator, 8-channel DMAs with external request pins |
|
|
|
| Data Integrity |
Final |
| Added |
2009-02-08 18:49 |
| Tweet | |
All details | 
Add to compare
All details | Add to compareAll details | Add to compare
All details | Add to compareAll details | Add to compare
All details | Add to compare
All details | Add to compare
Device Specs 
Firmware 
Processor Specs 
OS Specs 
Mobile Operators 
Generel Characteristics: 
Expand datasheet
Architecture: 
Buses: 
Clock Frequencies: 
Cache Memories: 
Technology and Packaging: 
Graphical Subsystem: 
Cellular Communication: 
Additional Information: 
Datasheet Attributes: 
