PhoneDB - infinitely detailed




FacebookGoogle PlusRSS FeedTwitter
Device SpecsDevice Specs10 
Search 
Compare 
List all 
FirmwareFirmware 
Search 
List all 
Processor SpecsProcessor Specs 
Search 
Compare 
List all 
OS SpecsOS Specs 
Search 
Compare 
List all 
Mobile OperatorsMobile Operators 
Search 
Compare 
List all 

Generel CharacteristicsGenerel Characteristics: 
DesignerCompany which designed the semiconductor component SiRF
Type:  titan GPS V5
Year Released:  2007
FunctionMain function of the component  SoC

ArchitectureArchitecture: 
Width of Machine WordMaximum bitwidth of ALU operands. Width of machine word can also be defined in different ways (register width, instruction width, etc.) in case of recent microprocessors. 32 bit
Supported Instruction Set(s):  ARMv6
Pipeline StagesPipeline is kind of instruction level parallelism where stages (FETCH, DEC, OP, EXEC, RES, etc.) of instruction execution are separeted and parallelized between neighboring instructions. 8 pipeline stages
Type of processor core(s)Type and allocation of processor core(s) ARM1136EJ-S
Number of processor core(s):  single-core

BusesBuses: 
Memory Interface(s):   SDRAM
Data Bus WidthMaximum selectable bit width of primary data bus (RAM) of memory interface 64 bit
Number of data bus channels:  1 ch
Non-volatile Memory Data Bus WidthMaximum selectable bit width of secondary data (non-volatile storage) bus of memory interface 16 bit
Non-volatile Memory InterfaceInterface which determines physical layer towards the NV memory  Yes


Clock FrequenciesClock Frequencies: 
Recommended Minimum Clock Frequency:  600 MHz min.
Recommended Maximum Clock Frequency:  650 MHz max.

Cache MemoriesCache Memories: 
L1 Instruction Cache per CoreCapacity of level 1 instruction cache per processor core 16 Kbyte I-Cache
L1 Data Cache per CoreCapacity of level 1 data cache per processor core 16 Kbyte D-Cache
Total L2 CacheCapacity of level 2 cache shared between processor core(s) 128 Kbyte L2

Technology and PackagingTechnology and Packaging: 
Semiconductor Technology:   CMOSComplementary Metal-oxide - Semiconductor Field Effect Transistor
PinsNumber of pins on the package 477 pins

Graphical SubsystemGraphical Subsystem: 
Embedded GPUManufactuer (or IP designer) and type of embedded graphics coprocessor(s). N/A

Cellular CommunicationCellular Communication: 
Supported Cellular Data LinksList of supported cellular data links  No

Additional InformationAdditional Information: 
Special Features: 
16-channel DMA, VFPU, AMBA 2.0 AHB, ARM Jazelle, integrated 40+ channels Centrality GPS V5 DSP

Datasheet AttributesDatasheet Attributes: 
Data IntegrityData integrity level determines the integrity of the published information. Final datasheets are not intended to be modified in the future, preliminary ones can be based on unofficial information or speculations, incomplete ones are also preliminary b  Final
AddedThe exact time of the datasheet addition 2007-09-08 19:02
 

SiRF titan GPS V5

Applications of the Processor

Blaupunkt TravelPilot 500
Blaupunkt TravelPilot 500
90x123x19 mm, Microsoft Windows CE 5.0 Core (Macallan), SiRF titan GPS V5, 128 MiB RAM, 8 GB ROM, 4.3 inch, 480x272, 1.9 MP camera, 2200 mAh battery | All detailsAll details | Add this item to the comparisonAdd to compare

Blaupunkt TravelPilot 700
Blaupunkt TravelPilot 700
90x123x19 mm, Microsoft Windows CE 5.0 Core (Macallan), SiRF titan GPS V5, 128 MiB RAM, 8 GB ROM, 4.3 inch, 480x272, 1.9 MP camera, 2200 mAh battery | All detailsAll details | Add this item to the comparisonAdd to compare

Navigon 7300 / 7310
Navigon 7300 / 7310
74.8x115.6x18.7 mm, Microsoft Windows CE 5.0 Core (Macallan), SiRF titan GPS V5, 128 MiB RAM, 4 GB ROM, 4.3 inch, 480x272, 1600 mAh battery | All detailsAll details | Add this item to the comparisonAdd to compare

Compare All Applications of the Processor side by side

See also

SiRF atlasV
2010, 32 bit, single-core, 16 Kbyte I-Cache, 16 Kbyte D-Cache, 65 nm, Embedded GPU: N/A | All detailsAll details | Add this item to the comparisonAdd to compare

SiRF atlasIV
2009, 32 bit, single-core, 16 Kbyte I-Cache, 16 Kbyte D-Cache, 65 nm, Embedded GPU: N/A | All detailsAll details | Add this item to the comparisonAdd to compare

SiRF SiRFprima
2008, 32 bit, single-core, 16 Kbyte I-Cache, 16 Kbyte D-Cache, 128 Kbyte L2, 65 nm, Embedded GPU: N/A | All detailsAll details | Add this item to the comparisonAdd to compare

SiRF Atlas-III AT640
2006, 32 bit, single-core, 16 Kbyte I-Cache, 16 Kbyte D-Cache, 130 nm, Embedded GPU: N/A | All detailsAll details | Add this item to the comparisonAdd to compare

Centrality Atlas III
2006, 32 bit, single-core, Embedded GPU: N/A | All detailsAll details | Add this item to the comparisonAdd to compare

Centrality Atlas II
2005, 32 bit, single-core, Embedded GPU: N/A | All detailsAll details | Add this item to the comparisonAdd to compare

Centrality Atlas-A
2003, 32 bit, single-core, Embedded GPU: N/A | All detailsAll details | Add this item to the comparisonAdd to compare

Centrality Atlas-M
2003, 32 bit, single-core, Embedded GPU: N/A | All detailsAll details | Add this item to the comparisonAdd to compare

More options

See detailed datasheet
Use the following link to refer to this datasheet:
Did you notice a typo on this datasheet? Click here to report and we will fix it.
You are here: Processor Specs \ SiRF titan GPS V5
Jump to top | Database Licensing | Contact | Banner & Text Link Advertising | Help | Sitemap | Privacy Policy

(c) 2006 -2025 PhoneDB. All rights reserved.