|
|
| Designer |
SiRF |
| Type: | titan GPS V5 |
| Year Released: | 2007 |
| Function |
System-On-a-Chip |
|
|
| Width of Machine Word |
32 bit |
| Supported Instruction Set(s): | ARMv6 |
| Pipeline Stages |
8 pipeline stages |
| Number of processor core(s): | 1 |
| Type of processor core(s) |
ARM1136EJ-S |
|
|
| Memory Interface(s): | SDRAM |
| Data Bus Width |
64 bit |
| Number of data bus channels: | 1 ch |
| Non-volatile Memory Data Bus Width |
16 bit |
| Non-volatile Memory Interface |
Yes |
| DMA Channels |
16 ch |
|
|
| Recommended Minimum Clock Frequency: | 600 MHz min. |
| Recommended Maximum Clock Frequency: | 650 MHz max. |
|
|
| L1 Instruction Cache per Core |
16 Kbyte I-Cache |
| L1 Data Cache per Core |
16 Kbyte D-Cache |
| Total L2 Cache |
128 Kbyte L2 |
|
|
| Semiconductor Technology: |
CMOS |
| Pins |
477 pins |
|
|
| Embedded GPU |
N/A |
|
|
| Supported Cellular Data Links |
No |
|
|
| Supported USB Specification: | No |
| Bluetooth support |
No |
| Wireless LAN support |
No |
| Supported Audio/Video Interface: | No |
|
|
| Supported GPS protocol(s): | Yes |
|
|
| Special Features: 16-channel DMA, VFPU, AMBA 2.0 AHB, ARM Jazelle, integrated 40+ channels Centrality GPS V5 DSP |
|
|
|
| Related Page: | URL |
| Data Integrity |
Final |
| Added |
2007-09-08 19:02 |
| Tweet | |