|
|
| Designer |
NVIDIA |
| Type: | Tegra 4 T40S |
| Codename: | Wayne |
| Year Released: | 2013 |
| Function |
Multi-core Application Processor |
|
|
| Width of Machine Word |
32 bit |
| Supported Instruction Set(s): | ARMv7-A |
| Type of processor core(s) |
4x ARM Cortex-A15 MPcore + 1x ARM Cortex-A9 |
| Number of processor core(s): | penta-core |
|
|
| Memory Interface(s): | DDR3L SDRAM , LPDDR3 SDRAM |
| Max. Clock Frequency of Memory IF |
933 MHz |
| Data Bus Width |
32 bit |
| Number of data bus channels: | 2 ch |
| Max. Data Rate |
14.93 Gbyte/s |
| Non-volatile Memory Interface |
Yes |
|
|
| Recommended Maximum Clock Frequency: | 1700 MHz max. |
|
|
| L1 Instruction Cache per Core |
32 Kbyte I-Cache |
| L1 Data Cache per Core |
32 Kbyte D-Cache |
| Total L2 Cache |
2048 Kbyte L2 |
|
|
| Feature Size |
28 nm |
| Semiconductor Technology: |
CMOS |
|
|
| Embedded GPU |
NVIDIA GeForce ULP MP72 GPU |
| Number of GPU cores: | 72-core GPU |
|
|
| Supported Cellular Data Links |
No |
|
|
| Special Features: 4x Cortex-A15 Harvard Superscalar primary core, 1x Cortex-A9 Harvard Superscalar companion core, ARM NEON instruction set, 3200x2000 display support, High Definition Audio Video Processor, 72-core NVIDIA GeForce ULP MP72 GPU, NTSC/PAL TV output, 4K UHD 120Hz HDMI 1.4a, 1440p video.. ›› |
|
|
|
| Data Integrity |
Preliminary |
| Added |
2013-11-29 16:50 |
| Tweet | |