|
|
| Designer |
Toshiba |
| Type: | TMPR3922U |
| Year Released: | 1998 |
| Function |
Application Processor |
|
|
| Width of Machine Word |
32 bit |
| Supported Instruction Set(s): | MIPS I, MIPS II |
| Type of processor core(s) |
MIPS R3000A (Toshiba TX3920) |
| Number of processor core(s): | single-core |
|
|
| Memory Interface(s): | Yes |
| Data Bus Width |
32 bit |
| Number of data bus channels: | 1 ch |
| Non-volatile Memory Interface |
No |
|
|
| Internal Systembus Clock: | 66 MHz |
| Recommended Maximum Clock Frequency: | N/A |
|
|
| L1 Instruction Cache per Core |
16 Kbyte I-Cache |
| L1 Data Cache per Core |
8 Kbyte D-Cache |
|
|
| Semiconductor Technology: |
CMOS |
|
|
| Embedded GPU |
N/A |
|
|
| Supported Cellular Data Links |
No |
|
|
| Special Features: 32MB DRAM / 64MB ROM addressing |
|
|
|
| Data Integrity |
Final |
| Added |
2006-01-01 06:00 |
| Tweet | |