PhoneDB - infinitely detailed




FacebookGoogle PlusRSS FeedTwitter

Generel CharacteristicsGenerel Characteristics: 
DesignerCompany which designed the semiconductor component Allwinner
Type A31
Year Released 2013
FunctionMain function of the component  Multi-core Application Processor

ArchitectureArchitecture: 
Width of Machine WordMaximum bitwidth of ALU operands. Width of machine word can also be defined in different ways (register width, instruction width, etc.) in case of recent microprocessors. 32 bit
Supported Instruction Set(s) ARMv7
Number of processor core(s) 4
Type of processor core(s)Type and allocation of processor core(s) 4x ARM Cortex-A7 MPcore

BusesBuses: 
Memory Interface(s):   mobile (LP) DDR SDRAM , mobile (LP) DDR2 SDRAM , DDR3L (LV) SDRAM , mobile (LP) DDR3 SDRAM
Max. Clock Frequency of Memory IFClock frequency of fastest supported memory interface 533 MHz
Data Bus WidthMaximum selectable bit width of primary data bus (RAM) of memory interface 32 bit
Number of data bus channels 2 ch
Max. Data RateMaximal throughput of the fastest supported memory interface in 1000 megabyte per seconds units. 8.53 Gbyte/s
Non-volatile Memory InterfaceInterface which determines physical layer towards the NV memory  NAND Flash Interface
DMA ChannelsDMA (Direct Memory Access) allows direct data transfer between operative memory (RAM) and peripherals (hard disk, non-volatile storage, etc.) bypassing processor core. Multiple DMA channels allows parallel DMA operations. 16 ch


Clock FrequenciesClock Frequencies: 
Recommended Maximum Clock Frequency N/A

Cache MemoriesCache Memories: 
L1 Instruction Cache per CoreCapacity of level 1 instruction cache per processor core 32 Kbyte I-Cache
L1 Data Cache per CoreCapacity of level 1 data cache per processor core 32 Kbyte D-Cache
Total L2 CacheCapacity of level 2 cache shared between processor core(s) 1024 Kbyte L2

Technology and PackagingTechnology and Packaging: 
Feature SizeThe minimum physical dimension in the integrated circuit which can be fabricated with the given semiconductor technology 40 nm
Semiconductor Technology:   CMOSComplementary Metal-oxide - Semiconductor Field Effect Transistor
PinsNumber of pins on the package 609 pins

Graphical SubsystemGraphical Subsystem: 
Embedded GPUManufactuer (or IP designer) and type of embedded graphics coprocessor(s). IMG PowerVR SGX544 GPU
Number of GPU cores 2-core GPU
GPU Clock 355 MHz GPU

Cellular CommunicationCellular Communication: 
Supported Cellular Data LinksList of supported cellular data links  No

Communication InterfacesCommunication Interfaces: 
Supported USB Specification:   No
Bluetooth supportThis field specifies the supported BT version  No
Wireless LAN supportThis field enumerates the supported Wi-Fi protocols  No
Supported Audio/Video Interface:   No

Satellite NavigationSatellite Navigation: 
Supported GPS protocol(s):   No

Additional InformationAdditional Information: 
Special Features
quad ARM Cortex-A7 Harvard Superscalar processor core, 32 + 32 Kbyte L1 cache per core, 32-bit dual-channel LP-DDR / 32-bit 1066 Mbps LP-DDR2 / LP-DDR3 / DDR3L memory interface, dual-channel NAND FLASH Controller, 16 channel DMA, 355 MHz PowerVR Series5XT SGX544MP2 GPU, ARM Jazelle, ARM TrustZone, OpenGL ES 2.0, OpenCL1.x, DirectX 9.3, 1080p display support, UHD (4K) video decode, 1080p video encode, HDMI 1.4 1080p 60fps, Integrated HI-FI 100dB Audio Codec, ISP, 12 MP camera support, USB 2.0 OTG, USB host, Android 4.2 support, Windows 8 support

Datasheet AttributesDatasheet Attributes: 

Data IntegrityData integrity level determines the integrity of the published information. Final datasheets are not intended to be modified in the future, preliminary ones can be based on unofficial information or speculations, incomplete ones are also preliminary b  Preliminary
AddedThe exact time of the datasheet addition 2013-04-14 23:28
 
You are here: Processor Specs \ Allwinner A31 datasheet