PhoneDB - infinitely detailed




FacebookGoogle PlusRSS FeedTwitter







Generel Characteristics
Collapse box
Company which designed the semiconductor component Designer
Type
Plant which fabricates the semiconductor component Fab
Codename
Year Released
min: max:
Main function of the component Function:
Architecture
Architecture
Collapse box
Maximum bitwidth of ALU operands. Width of machine word can also be defined in different ways (register width, instruction width, etc.) in case of recent microprocessors. Width of Machine Word
min: max: bit
Supported Instruction Set(s)
Pipeline is kind of instruction level parallelism where stages (FETCH, DEC, OP, EXEC, RES, etc.) of instruction execution are separeted and parallelized between neighboring instructions. Pipeline Stages
min: max: pipeline stages
Number of processor core(s)
min: max:
Type and allocation of processor core(s) Type of processor core(s)
Buses
Buses
Collapse box
Maximum selectable bit width of address bus of memory interface Address Bus Width
min: max: bit
 If you select more than one specific options results having ALL of the selected options will be included ("AND" relation). Memory Interface(s):
Clock frequency of fastest supported memory interface Max. Clock Frequency of Memory IF
min: max: MHz
Maximum selectable bit width of primary data bus (RAM) of memory interface Data Bus Width
min: max: bit
Number of data bus channels
min: max: ch
Possible values: 1, 2 Data Transfers per Clock Cycle
min: max:
Maximal throughput of the fastest supported memory interface in 1000 megabyte per seconds units. Max. Data Rate
min: max: Gbyte/s
Maximum selectable bit width of secondary data (non-volatile storage) bus of memory interface Secondary Data Bus Width
min: max: bit
DMA (Direct Memory Access) allows direct data transfer between operative memory (RAM) and peripherals (hard disk, non-volatile storage, etc.) bypassing processor core. Multiple DMA channels allows parallel DMA operations. DMA Channels
min: max: ch
Clock Frequencies
Clock Frequencies
Collapse box
Recommended Minimum Clock Frequency
min: max: MHz min.
Recommended Maximum Clock Frequency
min: max: MHz max.
Cache Memories
Cache Memories
Collapse box
Capacity of level 0 instruction cache per processor core L0 Instruction Cache per Core
min: max: Kbyte L0 I-Cache
Capacity of level 0 data cache per processor core L0 Data Cache per Core
min: max: Kbyte L0 D-Cache
Capacity of level 1 instruction cache per processor core L1 Instruction Cache per Core
min: max: Kbyte I-Cache
Capacity of level 1 data cache per processor core L1 Data Cache per Core
min: max: Kbyte D-Cache
Capacity of level 2 cache shared between processor core(s) Total L2 Cache
min: max: Kbyte L2
Total L3 Cache
min: max: Kbyte L3
Technology and Packaging
Collapse box
The minimum physical dimension in the integrated circuit which can be fabricated with the given semiconductor technology Feature Size
min: max: nm
Semiconductor Technology:
Number of Transistors Integrated
min: max:
Number of pins on the package Pins
min: max: pins
Supply Voltage
min: max: V
Additional Features
Collapse box
List of supported cellular data links If you select more than one specific options results having ALL of the selected options will be included ("AND" relation). Supported Cellular Data Links:
Manufactuer (or IP designer) and type of embedded graphics coprocessor(s). Embedded GPU
Number of GPU cores
min: max: -core GPU
GPU Clock
min: max: MHz
Special Features
 If you select more than one specific options results having ALL of the selected options will be included ("AND" relation). Supported GPS protocol(s):
Galileo is a global satellite  navigation system operated by European Union and the European Space Agency. If you select more than one specific options results having ALL of the selected options will be included ("AND" relation). Supported Galileo service(s):
GLONASS is a global satellite  navigation system operated by Russia. If you select more than one specific options results having ALL of the selected options will be included ("AND" relation). Supported GLONASS protocol(s):
BeiDou System (BDS) is a Chinese satellite navigation system. Its global variant is the BeiDou-2 alias COMPASS. If you select more than one specific options results having ALL of the selected options will be included ("AND" relation). Supported BeiDou system (BDS):

Processor Database: Search results by parameters

10 results match

2 days ago
MediaTek MT6763T  (Helio P23)
2017, 64 bit, octa-core, ARM Mali-G71 GPU | All detailsAll details | Add this item to the comparisonAdd to compare

5 days ago
Samsung Exynos 9 Octa 9810
2018, 64 bit, octa-core, 10 nm, ARM Mali-G72 GPU | All detailsAll details | Add this item to the comparisonAdd to compare

MediaTek MT6763  (Helio P23)
2017, 64 bit, octa-core, ARM Mali-G71 GPU | All detailsAll details | Add this item to the comparisonAdd to compare

MediaTek MT6758  (Helio P30)
2017, 64 bit, octa-core, 16 nm, ARM Mali-G71 GPU | All detailsAll details | Add this item to the comparisonAdd to compare

Apple A11 Bionic APL1072 / APL1W72  (T8015)
2017, 64 bit, hexa-core, 64 Kbyte I-Cache, 64 Kbyte D-Cache, 8192 Kbyte L2, 10 nm | All detailsAll details | Add this item to the comparisonAdd to compare



Qualcomm Snapdragon 630 SDM630
2017, 64 bit, octa-core, 14 nm, Qualcomm Adreno 508 GPU | All detailsAll details | Add this item to the comparisonAdd to compare

MediaTek MT6799  (Helio X30)
2017, 64 bit, deca-core, 10 nm, IMG PowerVR 7XTP-MT4 GPU | All detailsAll details | Add this item to the comparisonAdd to compare

MediaTek MT6757T  (Helio P25)
2016, 64 bit, octa-core, 16 nm, ARM Mali-T880 GPU | All detailsAll details | Add this item to the comparisonAdd to compare

Samsung Exynos 9 Octa 8895M
2017, 64 bit, octa-core, 10 nm, ARM Mail-G71 GPU | All detailsAll details | Add this item to the comparisonAdd to compare

MediaTek MT6757  (Helio P20)
2016, 64 bit, octa-core, 16 nm, ARM Mali-T880 GPU | All detailsAll details | Add this item to the comparisonAdd to compare



You are here: Processor Database \ Search Tool