PhoneDB - infinitely detailed




FacebookGoogle PlusRSS FeedTwitter







Marvell PXA986

Collapse datasheetExpand datasheet | Add this item to the comparisonAdd to compare

Generel Characteristics: 
DesignerCompany which designed the semiconductor component Marvell
Type PXA986
Year Released 2012
FunctionMain function of the component  Multi-core Application Processor with Modem

ArchitectureArchitecture: 
Width of Machine WordMaximum bitwidth of ALU operands. Width of machine word can also be defined in different ways (register width, instruction width, etc.) in case of recent microprocessors. 32 bit
Supported Instruction Set(s) ARMv7
Pipeline StagesPipeline is kind of instruction level parallelism where stages (FETCH, DEC, OP, EXEC, RES, etc.) of instruction execution are separeted and parallelized between neighboring instructions. 8 pipeline stages
Type of processor core(s)Type and allocation of processor core(s) 2x ARM Cortex-A9
Number of processor core(s) dual-core

BusesBuses: 
Memory Interface(s):   LPDDR SDRAM, LPDDR2 SDRAM
Max. Clock Frequency of Memory IFClock frequency of fastest supported memory interface 533 MHz
Number of data bus channels 1 ch

Clock FrequenciesClock Frequencies: 
Recommended Minimum Clock Frequency 312 MHz min.
Recommended Maximum Clock Frequency 1205 MHz max.

Cache MemoriesCache Memories: 

Technology and Packaging: 
Feature SizeThe minimum physical dimension in the integrated circuit which can be fabricated with the given semiconductor technology 45 nm
Semiconductor Technology:   CMOSComplementary Metal-oxide - Semiconductor Field Effect Transistor

Additional Features: 
Supported Cellular Data LinksList of supported cellular data links  CSDCircuit Switched Data (CSD) is the original data link protocol of GSM. Up to 9600bit/s download speed, GPRSGeneral Packet Radio Service, GPRS C12, UMTSUniversal Mobile Telecommunications System. UMTS Release '99 data link layer, W-CDMA grants up to 384 kbit/s pocket-switched download speed., HSUPAHigh-Speed Uplink Packet Access is a 3.5G UMTS uplink protocol., HSUPA 5.8, HSDPAHigh-Speed Downlink Packet Access is a 3.5G UMTS downlink protocol., HSPA+ 21.1
Embedded GPUManufactuer (or IP designer) and type of embedded graphics coprocessor(s). Vivante GC1000 GPU
Special Features Marvell Sheeva technology, NAND/eMMC interface, 533 MHz LP-DDR/LP-DDR2..


Datasheet Attributes: 
Data IntegrityData integrity level determines the integrity of the published information. Final datasheets are not intended to be modified in the future, preliminary ones can be based on unofficial information or speculations, incomplete ones are also preliminary b  Preliminary
AddedThe exact time of the datasheet addition 2012-08-25 14:33
 
You are here: Processor Database \ Marvell PXA986