PhoneDB - infinitely detailed




FacebookGoogle PlusRSS FeedTwitter

Generel CharacteristicsGenerel Characteristics: 
DesignerCompany which designed the semiconductor component Apple
Type M1 APL1102
Year Released 2020
FunctionMain function of the component  Application Processor

ArchitectureArchitecture: 
Width of Machine WordMaximum bitwidth of ALU operands. Width of machine word can also be defined in different ways (register width, instruction width, etc.) in case of recent microprocessors. 64 bit
Supported Instruction Set(s) ARMv8.4-A (A32, A64)
Number of processor core(s) 8
Type of processor core(s)Type and allocation of processor core(s) 4x Apple Firestorm + 4x Apple Icestorm cores

BusesBuses: 
Address Bus WidthMaximum selectable bit width of address bus of memory interface 32 bit
Memory Interface(s):   LPDDR4x SDRAM
Max. Clock Frequency of Memory IFClock frequency of fastest supported memory interface 2133 MHz
Data Bus WidthMaximum selectable bit width of primary data bus (RAM) of memory interface 64 bit
Number of data bus channels 2 ch
Max. Data RateMaximal throughput of the fastest supported memory interface in 1000 megabyte per seconds units. 68.26 Gbyte/s
Non-volatile Memory InterfaceInterface which determines physical layer towards the NV memory  eMMC 5.1 , moviNANDmoviNAND is a multimedia card (MMC) controller and onboard firmware developed by Samsung in 2006 , NAND Flash Interface , SATASATA revision 1.0 (2003) offering 1.5 Gbit/s data rate , SATA IISerial AT Attachment revision 2.0 (released in 2004) or 2.x offering 3 Gbit/s data rate , SATA IIISerial ATA revision 3.0 (released in 2004) or 3.x with 6 Gbit/s data rate , UFS 3.1UFS 3.1 (released as JESD220E in 2020) defines single-lane 1.45 GB/s or dual-lane 2.9 GB/s NAND flash EEPROM interface , UFS 3.1 2-laneComplies with dual-lane Universal Flash Storage 3.1 revision offering 2.9 GB/s NAND flash data rate


Clock FrequenciesClock Frequencies: 
Recommended Maximum Clock Frequency 3200 MHz max.

Cache MemoriesCache Memories: 
L1 Instruction Cache per CoreCapacity of level 1 instruction cache per processor core 192 Kbyte I-Cache
L1 Data Cache per CoreCapacity of level 1 data cache per processor core 128 Kbyte D-Cache
Total L2 CacheCapacity of level 2 cache shared between processor core(s) 16384 Kbyte L2

Technology and PackagingTechnology and Packaging: 
Feature SizeThe minimum physical dimension in the integrated circuit which can be fabricated with the given semiconductor technology 5 nm
Semiconductor Technology:   CMOSComplementary Metal-oxide - Semiconductor Field Effect Transistor
Number of Transistors Integrated 16000000000
FabPlant which fabricates the semiconductor component TSMC

Graphical SubsystemGraphical Subsystem: 
Embedded GPUManufactuer (or IP designer) and type of embedded graphics coprocessor(s). Apple M1 GPU
Number of GPU cores 8-core GPU

Cellular CommunicationCellular Communication: 

Supported Cellular Data LinksList of supported cellular data links  No

Satellite NavigationSatellite Navigation: 

Supported GPS protocol(s):   GPS (NMEA 0183)NMEA 0183
Supported Galileo service(s)Galileo is a global satellite  navigation system operated by European Union and the European Space Agency.  Yes
Supported GLONASS protocol(s)GLONASS is a global satellite  navigation system operated by Russia.  Yes
Supported BeiDou system (BDS)BeiDou System (BDS) is a Chinese satellite navigation system. Its global variant is the BeiDou-2 alias COMPASS.  B1IBeiDou-2 (COMPASS) B1I signal transmitted by BDS-2 satellites is centered at 1561.098 MHz, featuring a QPSK(2) modulation BeiDou receiver

Additional InformationAdditional Information: 
Special Features 4x high-performance Apple Firestorm 64-bit ARMv8-compatible (AArch32-AArch64) Harvard Superscalar processor cores (up to 3.2 GHz, 192 KiB of L1 instruction cache per core, 128 KiB of L1 data cache per core, 12 MiB shared L2 cache) + 4x high-efficiency Apple Icestorm 64-bit ARMv8-compatible (AArch32-AArch64) Harvard Superscalar processor cores (128 KiB L1 instruction cache per core, 64 KiB L1 data cache per core, 4 MiB shared L2 cache), HMP, ARM VFPv4, 16-core NPU, HDMI, 8K 60 fps HDR video encode, 8K 60 fps HDR video decode, USB 4, OpenCL, OpenGL, Vulkan, DirectX 12.1

Datasheet AttributesDatasheet Attributes: 

Data IntegrityData integrity level determines the integrity of the published information. Final datasheets are not intended to be modified in the future, preliminary ones can be based on unofficial information or speculations, incomplete ones are also preliminary b  Preliminary
AddedThe exact time of the datasheet addition 2021-05-15 22:01
 
You are here: Processor Specs \ Apple M1 APL1102 datasheet