|
|
Designer |
Apple |
| Type: | S4 TMJR65 T8006 |
| Year Released: | 2018 |
| Function |
SoC |
|
|
| Width of Machine Word |
64 bit |
| Supported Instruction Set(s): | ARMv8.3-A (A32, A64) |
| Type of processor core(s) |
2x Apple Tempest MP core |
| Number of processor core(s): | dual-core |
|
|
| Memory Interface(s): | LPDDR4 SDRAM , LPDDR4x SDRAM |
| Number of data bus channels: | 1 ch |
| Non-volatile Memory Interface |
eMMC 5.1 |
|
|
| Recommended Maximum Clock Frequency: | 1590 MHz max. |
|
|
| L1 Instruction Cache per Core |
32 Kbyte I-Cache |
| L1 Data Cache per Core |
32 Kbyte D-Cache |
|
|
| Feature Size |
7 nm |
| Semiconductor Technology: |
FinFET |
| Fab |
TSMC |
|
|
| Embedded GPU |
Apple G11M GPU |
| Number of GPU cores: | 1-core GPU |
|
|
| Supported Cellular Data Links |
No |
|
|
| Special Features: ARM TrustZone, ARM NEON SIMD engine, Bluetooth 5.0 support |
|
|
|
| Data Integrity |
Preliminary |
| Added |
2018-09-16 22:08 |
| Tweet | |
All details | 
Add to compare
All details | Add to compare
All details | Add to compare
All details | Add to compare
All details | Add to compare
All details | Add to compareAll details | Add to compareAll details | Add to compareAll details | Add to compareAll details | Add to compareAll details | Add to compareAll details | Add to compareAll details | Add to compareAll details | Add to compare
Device Specs
Firmware 
Processor Specs 
OS Specs 
Mobile Operators 
Generel Characteristics: 
Expand datasheet
Architecture: 
Buses: 
Clock Frequencies: 
Cache Memories: 
Technology and Packaging: 
Graphical Subsystem: 
Cellular Communication: 
Additional Information: 
Datasheet Attributes: