|
|
Designer![]() |
ARM |
Type: | Cortex-A12 MPCore |
Year Released: | 2013 |
Function![]() |
Multi-core Application Processor |
|
|
Width of Machine Word![]() |
32 bit |
Supported Instruction Set(s): | ARMv7-A |
Type of processor core(s)![]() |
4x ARM Cortex-A12 MPcore |
Number of processor core(s): | quad-core |
|
|
Memory Interface(s): | Yes |
Data Bus Width![]() |
128 bit |
Number of data bus channels: | 1 ch |
Non-volatile Memory Interface![]() |
No |
|
|
Recommended Maximum Clock Frequency: | 2500 MHz max. |
|
|
L1 Instruction Cache per Core![]() |
64 Kbyte I-Cache |
L1 Data Cache per Core![]() |
32 Kbyte D-Cache |
Total L2 Cache![]() |
8192 Kbyte L2 |
|
|
Feature Size![]() |
28 nm |
Semiconductor Technology: |
CMOS![]() |
|
|
Embedded GPU![]() |
N/A |
|
|
Supported Cellular Data Links![]() |
No |
|
|
Supported GPS protocol(s): | No |
|
|
Special Features: | up to 4x Cortex-A12 Harvard Superscalar processor core,.. ›› |
|
|
Data Integrity![]() |
Preliminary |
Added![]() |
2013-06-07 16:49 |
Tweet | |