|
|
Designer |
Xiaomi |
| Type: | Xring O1 V10100B |
| Year Released: | 2025 |
| Function |
Multi-core Application Processor |
|
|
| Width of Machine Word |
64 bit |
| Supported Instruction Set(s): | ARMv9.2-A |
| Type of processor core(s) |
2x ARM Cortex-X925 + 6x ARM Cortex-A725 + 2x ARM Cortex-A520 MPcores |
| Number of processor core(s): | deca-core |
|
|
| Memory Interface(s): |
LPDDR5X SDRAM
, LPDDR5T SDRAM |
| Max. Clock Frequency of Memory IF |
4800 MHz |
| Data Bus Width |
16 bit |
| Number of data bus channels: | 4 ch |
| Max. Data Rate |
76.8 Gbyte/s |
| Non-volatile Memory Interface |
UFS 4.0
, UFS 4.1 |
|
|
| Recommended Maximum Clock Frequency: | 3900 MHz max. |
|
|
| Total L2 Cache |
11264 Kbyte L2 |
| Total L3 Cache: | 16384 Kbyte L3 |
|
|
| Feature Size |
3 nm |
| Semiconductor Technology: |
FinFET |
| Number of Transistors Integrated: | 19000000000 |
| Fab |
TSMC |
|
|
| Embedded GPU |
ARM Immortalis-G925 GPU |
| Number of GPU cores: | 16-core GPU |
| GPU Clock: | 1392 MHz GPU |
|
|
| Supported Cellular Data Links |
No |
|
|
| Special Features: dual ARM Cortex-X925 (up to 3.9 GHz, 2 Mbyte L2 cache per core) + quad ARM Cortex-A725 (up to 3.4 GHz, 1 Mbyte L2 cache per core) + dual ARM Cortex-A725 (up to 1.89 GHz, 1 Mbyte L2 cache per.. ›› |
|
|
|
| Data Integrity |
Preliminary |
| Added |
2025-09-03 13:40 |
| Tweet | |
All details | 
Add to compare
All details | Add to compareAll details | Add to compare
All details | Add to compare
All details | Add to compareAll details | Add to compare
All details | Add to compare
All details | Add to compareAll details | Add to compare
All details | Add to compareAll details | Add to compare
Device Specs 
Firmware 
Processor Specs 
OS Specs 
Mobile Operators 
Generel Characteristics: 
Expand datasheet
Architecture: 
Buses: 
Clock Frequencies: 
Cache Memories: 
Technology and Packaging: 
Graphical Subsystem: 
Cellular Communication: 
Additional Information: 
Datasheet Attributes: 