Compare | Processor Specs | PhoneDB - The Largest Phone Specs Database

Processor Specs: Referred (not editable) comparison sheet [2]

If you would like to add more datasheets to the comparison table you can still find and add them around the site while browsing, querying or searching Processor Specs. Meanwhile you will not lose the comparison table below. Furthermore unnecassary datasheets can be removed by clicking on the "Remove from comparison" buttons (ever more than one item during one page load) but in this case reloading the table will be needed. Then click again on the appropriate header "Compare" button.

Apple A14 Bionic APL1001 / APL1W01 (T8101)

Apple A15 Bionic APL1007 / APL1W07 (T8110)

Use the following link to refer to this comparison

Remove all

Add to compare

Generel Characteristics

Year Released

2020

2021

Function Main function of the component

Application Processor

Architecture

Width of Machine Word Maximum bitwidth of ALU operands. Width of machine word can also be defined in different ways (register width, instruction width, etc.) in case of recent microprocessors.

64 bit

Supported Instruction Set(s)

ARMv8.4-A (A32, A64)

ARMv8.5-A (A32, A64)

Type of processor core(s) Type and allocation of processor core(s)

2x Apple Firestorm + 4x Apple Icestorm cores

2x Apple Avalanche + 4x Apple Blizzard cores

Number of processor core(s)

hexa-core

Buses

Memory Interface(s)

LPDDR4x SDRAM, LPDDR5 SDRAM

Data Bus Width Maximum selectable bit width of primary data bus (RAM) of memory interface

64 bit

Number of data bus channels

2 ch

Non-volatile Memory Interface Interface which determines physical layer towards the NV memory

eMMC 5.1, moviNAND, NAND Flash Interface, SATA, SATA II, UFS 3.1

eMMC 5.1, moviNAND, NAND Flash Interface, SATA, SATA II, UFS 3.1, UFS 3.1 2-lane

Clock Frequencies

Recommended Maximum Clock Frequency

3100 MHz max.

3232 MHz max.

Cache Memories

L1 Instruction Cache per Core Capacity of level 1 instruction cache per processor core

128 Kbyte I-Cache

L1 Data Cache per Core Capacity of level 1 data cache per processor core

64 Kbyte D-Cache

Total L2 Cache Capacity of level 2 cache shared between processor core(s)

4096 Kbyte L2

Total L3 Cache

8192 Kbyte L3

32768 Kbyte L3

Technology and Packaging

Feature Size The minimum physical dimension in the integrated circuit which can be fabricated with the given semiconductor technology

5 nm

Semiconductor Technology

CMOS

Number of Transistors Integrated

11800000000

15000000000

Fab

TSMC

Graphical Subsystem

Embedded GPU Manufactuer (or IP designer) and type of embedded graphics coprocessor(s).

Apple A14 GPU

Apple A15 GPU

Number of GPU cores

4-core GPU

5-core GPU

Cellular Communication

Additional Information

Special Features

APL1087 / APL1W87, 2x high-performance Apple Firestorm 64-bit ARMv8-compatible (AArch32-AArch64) Harvard Superscalar processor cores (up to 3.1 GHz) + 4x high-efficiency Apple Icestorm 64-bit ARMv8-compatible (AArch32-AArch64) Harvard Superscalar processor cores (up to 1.8 GHz), LP-DDR5 / 2133 MHz LP-DDR4 memory..

2x high-performance Apple Avalanche 64-bit ARMv8-compatible (AArch32-AArch64) Harvard Superscalar processor cores (up to 3.2 GHz) + 4x high-efficiency Apple Blizzard 64-bit ARMv8-compatible (AArch32-AArch64) Harvard Superscalar processor cores (up to 1.8 GHz), LP-DDR5 / 2133 MHz LP-DDR4 memory interface, HMP, ARM..

Datasheet Attributes

Data Integrity Data integrity level determines the integrity of the published information. Final datasheets are not intended to be modified in the future, preliminary ones can be based on unofficial information or speculations, incomplete ones are also preliminary b

Preliminary

Final

Added

2020-10-05 21:38

2021-09-16 13:54