PhoneDB - infinitely detailed




FacebookGoogle PlusRSS FeedTwitter
Device SpecsDevice Specs5 
Search 
Compare 
List all 
FirmwareFirmware 
Search 
List all 
Processor SpecsProcessor Specs 
Search 
Compare 
List all 
OS SpecsOS Specs 
Search 
Compare 
List all 
Mobile OperatorsMobile Operators 
Search 
Compare 
List all 

Processor Specs: Referred (not editable) comparison sheet [2]

If you would like to add more datasheets to the comparison table you can still find and add them around the site while browsing, querying or searching Processor Specs. Meanwhile you will not lose the comparison table below. Furthermore unnecassary datasheets can be removed by clicking on the "Remove from comparison" buttons (ever more than one item during one page load) but in this case reloading the table will be needed. Then click again on the appropriate header "Compare" button.
Apple S1 APL0778 (S7002)
Apple S3 (T8004)
Use the following link to refer to this comparison
 Apple S1 APL0778 (S7002)
 		Apple S3 (T8004)
Remove all | Add this item to the comparisonAdd to compare | Add this item to the comparisonAdd to compare

Generel CharacteristicsGenerel Characteristics
Year Released 2015 2017
FunctionMain function of the component SoC SoC

ArchitectureArchitecture
Width of Machine WordMaximum bitwidth of ALU operands. Width of machine word can also be defined in different ways (register width, instruction width, etc.) in case of recent microprocessors. 32 bit 32 bit
Supported Instruction Set(s) ARMv7k ARMv7
Type of processor core(s)Type and allocation of processor core(s) 2x ARM Cortex-A7 MPcore
Number of processor core(s) single-core dual-core

BusesBuses
Memory Interface(s) Yes LPDDR2 SDRAM, LPDDR3 SDRAM
Number of data bus channels 1 ch 1 ch
Non-volatile Memory InterfaceInterface which determines physical layer towards the NV memory eMMC 5.1, NAND Flash Interface eMMC 5.1

Clock FrequenciesClock Frequencies
Recommended Maximum Clock Frequency 520 MHz max.

Cache MemoriesCache Memories
L1 Data Cache per CoreCapacity of level 1 data cache per processor core 32 Kbyte D-Cache
Total L2 CacheCapacity of level 2 cache shared between processor core(s) 256 Kbyte L2



Technology and PackagingTechnology and Packaging
Feature SizeThe minimum physical dimension in the integrated circuit which can be fabricated with the given semiconductor technology 28 nm
Semiconductor Technology CMOS CMOS

Graphical SubsystemGraphical Subsystem
Embedded GPUManufactuer (or IP designer) and type of embedded graphics coprocessor(s). IMG PowerVR SGX543 GPU
Number of GPU cores 1-core GPU

Cellular CommunicationCellular Communication

Additional InformationAdditional Information
Special Features ARM TrustZone, ARM NEON SIMD engine ARM TrustZone, ARM NEON SIMD engine

Datasheet AttributesDatasheet Attributes
Data IntegrityData integrity level determines the integrity of the published information. Final datasheets are not intended to be modified in the future, preliminary ones can be based on unofficial information or speculations, incomplete ones are also preliminary b Preliminary Incomplete
AddedThe exact time of the datasheet addition 2015-04-27 13:05 2018-01-12 12:49

You are here: Processor Specs \ Compare
Jump to top | Database Licensing | Contact | Banner & Text Link Advertising | Help | Sitemap | Privacy Policy

(c) 2006 -2024 PhoneDB. All rights reserved.